Extending Buffer-Aware Worst-Case Timing Analysis of Wormhole NoCs

Frédéric Giroudot, Ahlem Mifdaoui

RTSS - December 11-14, 2019

ISAE-Supaero – Université de Toulouse, France

Networks-on-Chip : standard interconnect for large SoCs/manycore architectures

・ロト ・回 ト ・ヨト ・ヨト

1

- Networks-on-Chip : standard interconnect for large SoCs/manycore architectures
- Real-time applications need worst-case timing guarantees

イロト イヨト イヨト

E

- Networks-on-Chip : standard interconnect for large SoCs/manycore architectures
- Real-time applications need worst-case timing guarantees
- Timing analysis of NoCs has been addressed before, but mostly assuming Constant-Bit-Rate (CBR) traffic

- Networks-on-Chip : standard interconnect for large SoCs/manycore architectures
- Real-time applications need worst-case timing guarantees
- Timing analysis of NoCs has been addressed before, but mostly assuming Constant-Bit-Rate (CBR) traffic
- Bursty traffic may cause Consecutive Packet Queuing (CPQ):

- Networks-on-Chip : standard interconnect for large SoCs/manycore architectures
- Real-time applications need worst-case timing guarantees
- Timing analysis of NoCs has been addressed before, but mostly assuming Constant-Bit-Rate (CBR) traffic
- Bursty traffic may cause Consecutive Packet Queuing (CPQ): CBR-based models not applicable

- Networks-on-Chip : standard interconnect for large SoCs/manycore architectures
- Real-time applications need worst-case timing guarantees
- Timing analysis of NoCs has been addressed before, but mostly assuming Constant-Bit-Rate (CBR) traffic
- Bursty traffic may cause Consecutive Packet Queuing (CPQ): CBR-based models not applicable

Obective

Extend our previously published approach (RTAS18) to cover bursty traffic flows

3/5





Account for Direct Blocking Latency

・ロト ・回 ト ・ヨト ・ヨト

Ξ



- Account for Direct Blocking Latency
- Analyze potential indirect blocking patterns

イロト イヨト イヨト イヨト

E



- Account for Direct
 Blocking Latency
- Analyze potential indirect blocking patterns
- Derive corresponding
 Indirect Blocking Latency

イロト イヨト イヨト イヨト

E



- Account for Direct
 Blocking Latency
- Analyze potential indirect blocking patterns
- Derive corresponding
 Indirect Blocking Latency
- Compute service curve and worst-case latency bound

(日)

4/5



4/5



▲ロト ▲圖ト ▲園ト ▲屋ト

E



Under no CPQ assumption, $\textit{IB}_1 = \{\}$

イロト イヨト イヨト イヨト

Ξ





< □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > <

E

Under no CPQ assumption, $IB_1 = \{\}$

4/5

Frédéric Giroudot, Ahlem Mifdaoui





CPQ causes unexpected indirect blocking scenarios

臣▶ × 臣≯

Under no CPQ assumption, $\textit{IB}_1 = \{\}$

Leads and Perspectives

Account for CPQ in indirect blocking pattern analysis: How?

・ロト ・日ト ・ヨト ・ヨト

1

Leads and Perspectives

Account for CPQ in indirect blocking pattern analysis: How?

・ロト ・回ト ・ヨト

<= ∃ →

 Account for specificities of IB analysis covering CPQ during service curve computation

Leads and Perspectives

Account for CPQ in indirect blocking pattern analysis: How?

- Account for specificities of IB analysis covering CPQ during service curve computation
- ▶ We have a poster! Come and check it out ☺